Application No.: 09/859,659

Reply to Office Action of November 6, 2003

Attorney Docket No.: EMC2-090PUS

Amendments to the Specification:

After the title -

-- CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of the filing dates of the following co-pending, divisional, patent applications under the provisions of 35 U.S.C. §120:

Serial No. 09/745,859, entitled "Data Storage System Having Plural Fault Domains", inventors Christopher S. MacLellan and John K. Walton, filed December 21, 2000, now U. S. Patent No. 6,604,176;

Serial No. 09/745,814, entitled "Data Storage System Having Crossbar Switch With Multi-Staged Routing", inventors Christopher S. MacLellan and John K. Walton, filed December 21, 2000, now U. S. Patent No. 6,636, 933;


Serial No. 09/746,496, entitled "Method For Validating Write Data To A Memory", inventors Christopher S. MacLellan and John K. Walton, filed December 21, 2000;

Serial No. 09/745,573, entitled "CRC Error Detection System And Method", inventors John K. Walton and Christopher S. MacLellan, filed December 21, 2000,--

Page 12, first full paragraph beginning at line 13--

Cy

Referring now to FIGS. 3 and 4, the system interface 160 is shown to include an electrical cabinet 300 having stored therein: a plurality of, here eight front-end director boards 190₁-190₈ (FIG. 2 and not numerically labeled in FIGS. 3 and 4), each one having here



Reply to Office Action of November 6, 2003

Attorney Docket No.: EMC2-090PUS

four of the front-end directors 180₁-180₃₂ (FIG. 2 and not numerically labeled in FIGS. 3 and 4); a plurality of, here eight back-end director boards 210₁-210₈ (FIG. 2 and not numerically labeled in FIGS. 3 and 4), each one having here four of the back-end directors 200₁-200₃₂ (FIG. 2 and not numerically labeled in FIGS. 3 and 4); and a plurality of, here eight, memory boards (FIG. 2 and not numerically labeled in FIGS. 3 and 4); and a plurality of, here eight, memory boards (FIG. 2 and not numerically labeled in FIGS. 3 and 4)220² which together make up the global cache memory 220. These boards plug into the front side of a backplane 302. (It is noted that the backplane 302 is a mid-plane printed circuit board). Plugged into the backside of the backplane 302 are message network boards 304₁, 304₂. The backside of the backplane 302 has plugged into it adapter boards, not shown in FIGS. 2-4, which couple the boards plugged into the back-side of the backplane 302 with the computer 120 and the bank of disk drives 140 as shown in FIG. 2. That is, referring again briefly to FIG. 2, an I/O adapter, not shown, is coupled between each one of the front-end directors 180₁-180₃₂ and the host computer 120 and an I/O adapter, not shown, is coupled between each one of the back-end directors 200₁-200₃₂ and the bank of disk drives 140.

